

(12) UK Patent Application (19) GB (11) 2 161 637 A

(43) Application published 15 Jan 1986

(21) Application No 8417829

(22) Date of filing 12 Jul 1984

(71) Applicants
STC plc (United Kingdom),
190 Strand, London WC2R 1DU

(72) Inventor
Peter John Ayliffe

(74) Agent and/or Address for Service
S F Laurence,
STC Patent Department, Edinburgh Way, Harlow,
Essex CM20 2SH

(51) INT CL⁴
G09G 3/36


(52) Domestic classification
G5C A342 HB

(56) Documents cited
None

(58) Field of search
G5C

(54) Addressing smectic displays


(57) In operating a display device incorporating a matrix addressed smectic cell 1, a strobing pulse is applied to each row electrode in turn while data pulses are applied in parallel to the column electrodes. The data pulse voltage excursion is less than the minimum voltage V_T required to switch the cell. For the entry of complete rows the strobing voltage excursion is made larger than twice V_T for fast data entry. For entry of rows in successive segments (e.g. for single character entry) the strobing voltage is of longer duration and is less than twice V_T so that successive strobing pulses applied to a single line cannot give rise to spurious switching of unselected pixels. A logic circuit and data input circuit 6 controls the operation of power supplies 4 and 5 so that they apply appropriate inputs to drivers 2, 3 depending upon desired mode of operation. In segmented row entry mode, only columns corresponding to a character are selected.



GB 2 161 637 A

1/1

2161637



SPECIFICATION

Addressing smectic displays

- 5 This invention relates to the entering of data into a matrix-addressed smectic cell. Such a cell has a first set of electrodes, row electrodes, which are intersected by a second set, column electrodes, that extend across the first set. In this way the position of a pixel, that is the area of intersection of any individual row electrode with any individual column electrode, is uniquely defined by its row number coupled with its column number.
- 10 Although in conventional usage the term 'row' is normally reserved for electrodes that extend from side to side of the display area, and 'column' for those that extend from top to bottom, for the purposes of this specification
- 15 the terms 'row' and 'column' are to be understood as not restrictive as to the direction in which they extend. Thus, for instance, any reference to a row of characters will normally refer to a set of characters extending in a
- 20 single line across the display in the manner conventionally employed for setting out consecutive alphanumeric characters, but does not exclude the possibility that the characters are arranged in a line extending up and down
- 25 the display in the manner conventionally employed for setting out a sequence of Chinese ideograms.

The invention is particularly concerned with a manner of driving a smectic cell in such a way that allows entry of successive characters in a row in a manner that does not give rise to unacceptable disruption of display appearance as those characters are entered.

- According to the present invention there is
- 30 provided a display device incorporating a matrix addressed smectic cell whose pixels are addressed by means of a strobe pulse applied to successive rows in sequence, and in synchronisation with the parallel input of data
- 35 pulses to the column electrodes, wherein the voltage excursion of the data pulses is less than the threshold voltage value, V_T , sufficient just to switch the cell if applied across its electrodes for an infinitely long period; which
- 40 device includes means for switching the addressing of the cell between a whole row entry mode and a segmented row entry mode, wherein in the whole row entry mode the pulses are of relatively shorter duration and
- 45 the voltage excursion of the strobe pulses is greater than twice V_T , while in the segmented row entry mode the pulses are of relatively longer duration and the voltage excursion of the strobe pulses is less than twice V_T .
- 50 The invention also provides a method of operating a display device incorporating a matrix addressed smectic cell, wherein the pixels of the cell are addressed by means of a strobe pulse applied to successive rows in
- 55 sequence, and in synchronism with the parallel

- 60 input of data pulses to the column electrodes, wherein the voltage excursion of the data pulses is less than the threshold voltage value, V_T , sufficient just to switch the cell if applied across its electrodes for an infinitely long period, wherein, for data that is to be entered a whole row at a time, the data pertaining to a row is, having first erased that row, entered using a strobing pulse of relatively shorter duration whose voltage excursion is greater than twice V_T , and wherein for data that is to be entered into a row in a sequence of time-spaced segments the data pertaining to a row is entered using a sequence of strobing pulses of relatively longer duration whose voltage excursion is less than twice V_T , only the first member of the sequence being preceded by the erasure of that row.
- 65 There follows a description of a display device embodying the invention in a preferred form. This description is prefaced with a description of the background to the invention set out in greater detail. The description refers to the accompanying drawing which is a block diagram of the basic constituents of the display device.
- A conventional method for entering data into a matrix addressed liquid crystal cell is to write the data a line at a time by applying a strobing pulse of voltage V_s to each row electrode in turn while the column electrodes are fed in parallel with data pulses of voltage $\pm V_d$. The unselected row electrodes, that is the electrodes of all the rows other than that currently receiving the strobing voltage V_s , are held at zero volts. Thus the potential developed across a pixel while its row is being strobed is $(V_s + V_d)$ or $(V_s - V_d)$ according to whether it is to be written into a '1' state or a '0' state. When other rows are being strobed the potential developed across the pixel is V_d . A smectic liquid crystal display exhibits storage and its response to a drive signal can be cumulative. If a pixel is switched into a particular state by a pulse of a particular voltage and duration, it will in general be possible to switch that pixel to the same extent in a shorter time by using a pulse of larger voltage. Conversely the use of a lower voltage will require a pulse of longer duration. In any particular instance there will be a threshold voltage value V_T which requires a pulse of infinite duration to achieve the requisite switching, or partial switching.
- Clearly if $V_d < V_T$ and $V_s - V_d < V_T$ unselected elements are never exposed to a voltage equal to or greater than V_T , and hence no amount of switching on of selected elements will ever give rise to the spurious switching on of any unselected element. However, a corollary of this is that the switching voltage $(V_s + V_d)$ to which selected elements are exposed is limited to a value which must be less than $3V_T$.

When data is being entered into a smectic display in a mode that involves the entry of the data in complete lines, a complete line at a time, the unselected pixels of that line see 5 $(V_s - V_d)$ for the same duration as the selected pixels see $(V_s + V_d)$. The cell exhibits storage, and hence there is no need to refresh that line, which therefore will remain until it needs to be updated. When the line 10 does need updating it will be cleared before entry of the revised data. It is seen therefore, that an unselected element may see an indefinite number of pulses of voltage V_d while other rows are being addressed, but it can 15 expect to see only one pulse of voltage $V_s - V_d$. Clearly, for absolute safety, V_d must be kept less than V_T since there is no certain limit to the cumulative exposure of the element to this voltage, but on the other hand its exposure to $(V_s - V_d)$ is for a strictly limited 20 duration, the duration required to switch a selected pixel with the voltage $(V_s + V_d)$. It follows therefore, that to restrict the value of V_s to a value which will satisfy the relationship $(V_s - V_d) < V_T$ is to impose an unnecessarily severe requirement upon the system. V_s can be significantly increased to produce a correspondingly significant saving in the required duration of the pulses. For this reason 25 30 it is generally appropriate, whenever data is to be entered into the display in a mode where an entire row of pixels is entered with a single strobing pulse, to use a large strobing voltage $V_s > 2V_T$ in order to increase the rate at 35 which lines can be entered. This mode of data entry in which an entire row of pixels is entered with a single pulse will be termed 'whole row entry mode'.

For some applications however, it may not 40 be desirable or even possible to wait for the data of an entire row before beginning to display parts of that row. A particular example of such an application is when the display is required to display each character of a line of 45 alphanumeric characters as it is entered into the system for instance directly from a keyboard. Each of these characters of a character line will need to be entered to the right of its predecessor. If each character is formed by a 50 matrix of 'x' by 'y' pixels, and the top left-hand pixel of the first character of a line has the co-ordinates (r,s) , then rows 's' to 's + y - 1' will need to be strobed for entry of that character. The data for entry of that 55 character will be confined to columns 'r' to 'r + x - 1'. All the other columns will be unselected columns. Entry of the next character will involve a repetition of the strobing of rows 's' to 's + y - 1', but in this instance the 60 data entry is confined to columns 'r + x' to 'r + 2x - 1', all other columns being unselected. Therefore, upon entry of the second character all pixels of rows 's' to 's + y - 1' that have a column co-ordinate of 'r + 2x' or 65 greater will receive a second unselected pixel

pulse of voltage $V_s - V_d$. If 'whole row entry mode' strobing pulse voltage levels are used, the entry of a succession of different segments of a row is liable soon to run into the 70 problem that an accumulation of $(V_s - V_d)$ pulses will be sufficient to cause a spurious writing of unselected elements. A data entry mode that involves the entry of a succession of different segments of a row will be termed 75 'segmented row entry mode'.

One way of overcoming this problem of the spurious writing of unselected elements in segmented row entry mode is to arrange to erase the row between each consecutive data 80 entry into that row. Clearly this requires that the pre-existing data of that row is at least temporarily stored elsewhere so that it is not lost upon erasure, but is available for re-entry with the data pertaining to the entry of the 85 next character. The resulting temporary loss of display of a row immediately prior to the entry of a fresh segment might be acceptable in some circumstances if it were not for the fact that it is found that the temporary erasure is 90 associated with a temporary brightening of the background during the erasure. The result is that this approach to solving the problem of spurious writing of unselected elements when using segmented row entry mode produces its 95 own problem, namely that the row 'flashes' in a most distracting way.

The solution to the problem of spurious writing of unselected elements when using segmented row entry mode disclosed by the 100 present invention is to change the voltage drive levels whenever changing between whole row entry mode and segmented row entry mode. In whole row entry mode a relatively high strobing voltage is used so that 105 data can be entered rapidly, but whenever segmented row entry mode is being employed the strobing voltage is reduced to a value to make it impossible for unselected pixels to become spuriously written. This reduction in 110 voltage means that the pulses have to be lengthened, and hence data entry is slower than in whole row entry mode, but typically this is of no significance because the rate will normally be limited by the rate at which data 115 is capable of being furnished rather than the rate at which it can be entered. For instance, if the data that is being entered takes the form of character entry from an alphanumeric keyboard the rate of character generation will 120 typically be slow enough to permit each row segment to be the width of a single character, so that characters are entered into the display singly as they are generated. If however, the character generation is too fast for this to be 125 feasible, it is possible to lengthen the row segments to speed up data entry. Thus by lengthening the segments to the width of two characters the characters are entered in pairs rather than singly, and the data entry rate is 130 doubled.

The foregoing description has referred to the use of a strobing voltage V_s in conjunction with data voltages of $\pm V_d$. With unidirectional voltage pulses the interpretation of 5 these expressions is trivial; thus, if the data voltage is $+V_d$ the potential difference developed across the pixel is $V_s - V_d$, and conversely if the data voltage is $-V_d$ the potential difference is $V_s + V_d$. Generally however, 10 it is preferred to address the smectic cell with an alternating voltage rather than a unidirectional one. To produce equivalence of the analysis in the two cases, V_s and V_d , when used in connection with alternating voltages, 15 refer to the peak-to-peak voltages of alternating voltage pulses; $+V_d$ signifies that the phase of the data pulse waveform registers with that of the strobing pulse, while $-V_d$ signifies that it is in antiphase.

20 Referring to the drawings, the basic elements of a preferred embodiment of display device according to the present invention comprise a display cell 1, row and column drivers 2 and 3, row and column power supplies 4 and 5, and a logic control and data input unit 6. The logic unit 6 may have separate inputs for the entry of data furnished in whole row entry mode and for the entry of data furnished in segmented row entry mode. 25 Alternatively these may be entered on a common input which is switched internally under the control of a separate input that identifies the mode. The logic unit 6 controls the operation of the power supplies 4 and 5 so that 30 they apply the appropriate inputs to the row and column drivers 3 and 4 according to the desired operation. Thus they will supply erasure voltages to both drivers when erasure is required, and data entry voltages when data 35 entry is required. Generally, the data voltage supply, $+V_d$, from the column power supply 5 to the column driver 3 does not need to be changed when changing mode from whole row entry to segmented row entry, whereas 40 the strobe voltage supply, $+V_s$, from the row power supply 4 to the row driver 2 does need to be changed with change of data entry mode. The logic unit 6 also controls the 45 operation of the row and column drivers 2 and 3, providing them with data and clock inputs, and also control inputs that regulate the duration of the data entry pulses that the drivers apply to the cell, this duration being different for the two types of data entry mode. 50

55 By way of example, typical operating parameters will now be quoted for a particular display cell whose envelope enclosed a twelve micron thick layer of a positive dielectric anisotropy cyanobiphenyl smectic material marketed by BDH under the designation S4 doped with a hexadecyltrimethyl-ammonium salt to provide the layer with the requisite anisotropic conductivity to enable the generation of electrohydrodynamic scattering. The 60 pixels of this cell were cleared, that is set into

the scattering state, by the application of a low frequency square-wave signal typically between 0 and 200 Hz with a peak-to-peak amplitude of about 520 volts, and a duration of about 40 msec. A signal of half amplitude was applied simultaneously to all the row electrodes while an antiphase signal of equivalent amplitude was applied simultaneously to all the column electrodes in order to clear the whole display at a single go. When however, it was desired to clear only selected rows the phase of the signal applied to the unselected rows was reversed so that their pixels were not exposed to any erasing field. In complete line entry mode selected pixels were addressed using a higher frequency signal, typically about 1.5 KHz, with a peak-to-peak data voltage V_d of 80 volts and a peak-to-peak strobing voltage V_s of 260 volts. At this 70 frequency and signal strength switching into the clear state was achieved with a pulse length of about 2 msec, and hence a display page of 400 lines of pixels could be entered in about 800 msec using complete row entry mode. The voltage threshold V_T at 1.5 KHz was in the region of 40 volts, and hence for the segmented row entry the strobe voltage was typically reduced to about 160 volts p-p. This meant that the pulse length had to be 75 extended to about 10 msec. In the case of characters built up from a matrix of 16 by 9 pixels, 16 rows of pixels have to be strobed in order to enter a fresh character and this will take 160 msec. Thus if fresh characters are to 80 be entered singly they must not be generated at a rate greater than 6.25 characters per second. This rate can be increased by a factor 'n' provided that it is acceptable for the characters to be entered in groups of 'n' 85 characters.

CLAIMS

1. A display device incorporating a matrix addressed smectic cell whose pixels are addressed by means of a strobe pulse applied to successive rows in sequence, and in synchronisation with the parallel input of data pulses to the column electrodes, wherein the voltage excursion of the data pulses is less than the threshold voltage value, V_T , sufficient just to switch the cell if applied across its electrodes for an infinitely long period; which device includes means for switching the addressing of the cell between a whole row entry mode and a segmented row entry mode, wherein in the whole row entry mode the pulses are of relatively shorter duration and the voltage excursion of the strobe pulses is greater than twice V_T , while in the segmented row entry mode the pulses are of relatively longer duration and the voltage excursion of the strobe pulses is less than twice V_T .
2. A display device substantially as hereinbefore described with reference to the accompanying drawing.

3. A method of operating a display device incorporating a matrix addressed smectic cell, wherein the pixels of the cell are addressed by means of a strobe pulse applied to successive rows in sequence, and in synchronism with the parallel input of data pulses to the column electrodes, wherein the voltage excursion of the data pulses is less than the threshold voltage value, V_T , sufficient just to switch the cell if applied across its electrodes for an infinitely long period, wherein, for data that is to be entered a whole row at a time, the data pertaining to a row is, having first erased that row, entered using a strobing pulse of relatively shorter duration whose voltage excursion is greater than twice V_T , and wherein for data that is to be entered into a row in a sequence of time-spaced segments the data pertaining to a row is entered using a sequence of strobing pulses of relatively longer duration whose voltage excursion is less than twice V_T , only the first member of the sequence being preceded by the erasure of that row.
4. A method of operating a display device switchable between whole row entry mode and segmented row entry mode substantially as hereinbefore described in the reference to the accompanying drawing.

Printed in the United Kingdom for
Her Majesty's Stationery Office, Dd 8818935, 1986, 4235.
Published at The Patent Office, 25 Southampton Buildings,
London, WC2A 1AY, from which copies may be obtained.